(12) UK Patent Application (19) GB (11) 2 293 949 (13) A

(43) Date of A Publication 10.04.1996

(21) Application No 9519551.7

(22) Date of Filing 25.09.1995

(30) Priority Data

(31) 9420307

(32) 08.10.1994

(33) GB

(71) Applicant(s)

GPT Limited

(Incorporated in the United Kingdom)

PO Box 53, New Century Park, Telephone Road, COVENTRY, CV3 1HJ, United Kingdom

(72) Inventor(s)
Peter Andrew Page
Paul Malcolm Hayes

(74) Agent and/or Address for Service
Henry Anthony Branfield
GEC Patent Department, Waterhouse Lane,
CHELMSFORD, Essex, CM1 20X, United Kingdom

(51) INT CL⁶ H04L 7/04 , G06F 7/02 , H04J 3/06

(52) UK CL (Edition O) H4P PSB H4M MTB1

(56) Documents Cited

GB 2241413 A GB 2048617 A EP 0269974 A2

US 5301195 A US 4524345 A

(58) Field of Search
 UK CL (Edition N.) G4H HRCC HRCE, H4M MTA1
 MTA2 MTA3 MTB1 MTB2 MTB3, H4P PSB
 INT CL⁶ G06F 7/02, H04J 3/06, H04L 7/027 7/04 7/06
 7/08
 Online: WPI, INSPEC.

(54) High speed serial data pattern recognition

(57) In many applications, for example in a telecommunications system, it is necessary to identify a unique data sequence at a high speed serial data interface within one bit period of the complete sequence being received. This pattern recognition is often used in order to synchronise the receiver to the frame timing of an incoming data stream and thus identify the octet boundaries. It is usually required to react to this pattern within one data bit period at the interface in order to synchronise internal counters.

A data stream pattern recognition apparatus recognises a predetermined pattern of sequential data within a data stream by an apparatus comprising a state machine having at least as many state units 0 - 15 connected in series as there are bits in the predetermined pattern 1111011000101000, the state machine transfers sequentially from state to state on receipt of each bit of the series. Transition between state 15 and 0 triggers a flag that indicates that the correct pattern has been received.





Figure 1

09/750,735 : B1








Figure 2




Figure 3

FAST SERIAL PATTERN RECOGNITION

In many applications, for example in a telecommunications system, it is necessary to identify a unique data sequence at a high speed serial data interface within one bit period of the complete sequence being received. This pattern recognition is often used in order to synchronise the receiver to the frame timing of an incoming data stream and thus identify the octet boundaries. It is usually required to react to this pattern within one data bit period at the interface in order to synchronise internal counters. A number of prior art solutions may be considered including using serial to parallel convertors and decoding the resultant "parallelised" data to identify the required bit pattern. However, the conversion and the subsequent decoding will often have serious timing problems that prevent the pattern being recognised within the desired time period.

As an example, for a 16 bit pattern, the state machine could be implemented as a 4 bit counter in which each count value represents a state requiring decodes of the count value to determine the current state and to determine the next state. Unfortunately all decodes take time, and with fast interfaces sufficient time is not available for this decode.

The proposed solution below has the merit of being fast and easily changed to recognise other patterns or, indeed, patterns of different lengths.

According to the present invention there is provided a data stream pattern recognition apparatus for recognising a predetermined pattern of sequential data within a data stream the

5

10

15

0.

apparatus comprising a state machine having at least as many state units connected in series as there are bits in the predetermined pattern, wherein on receipt of a data stream having a series of consecutive bits of the predetermined pattern, the state machine transfers sequentially from state to state on receipt of each bit of the series.

5

10

The present invention will now be described, by way of example, with reference to the accompanying figures in which:-

Figure 1 shows a diagrammatic representation of the sequence of operations followed by a State Machine according to the present invention;

Figure 2 shows a State Element used in the state machine of Figure 1; and

Figure 3 shows a diagrammatic view of the State Elements of Figure 2 connected to form the State Machine of Figure 1.

The solution involves the implementation of a state machine which can change state for each serial data bit received.

When looking for a serial bit pattern the state machine monitors the incoming data for the first bit value expected (1 or 0). If this is received the state machine monitors the incoming line for the next data value expected (1 or 0). If the next bit is as expected the state machine moves to the next state and so on. If the value is not as expected the state machine moves back

to an earlier state which may not necessarily be the very first state (this is dependent on the pattern expected).

The solution is to implement the state machine as a "one hot" form of state machine using individual storage elements to represent each state, that is there are 16 elements for a 16 bit pattern. This means that there is no decode required for the state, the only decoding required is to determine the value of the input data and the next state to be achieved.

Figure 1 illustrates such a state machine which is looking for the serial pattern 1111011000101000.

The numerals 0 to 15 around the circumference of Figure 1 represent the sequence numbers of the states and the arrows around the circumference represent the transitions from a first state to a second state which occurs when a correct bit is received at the first state. The numerals 0, 1 between the states represent the bit which should be received to cause the transition from the first to the second state.

The arrowed chords represent the paths to states which provide a possible sub-sequence where the next bit received is an incorrect bit for the correct transition.

Data bits received up to the point at which the incorrect data value was observed may represent data other than the expected pattern, but it is possible that some of the bits received preceding the failure may match part of the required pattern. For each bit check failure, all

5

0.

5

)

preceding bits are assessed to see if they match earlier portions of the expected pattern, starting with the first bit of that pattern. Thus, in the example if the pattern was 11110111, failing at state 7, it is recognised that the preceding 4 bits contain the value 111 preceded by a zero. The 111 could be the start of a new expected pattern. The fact that 11110 was received prior to this is ignored, and since 111 has been received it is used to initiate a re-start from state 3 in the state machine. Therefore, in this case, the state machine goes to state 3 to check if the next bit will also be a 1.

A transition between state 15 and 0 can only be the result of a correct pattern being received, so this transition can be used to trigger a flag that indicates that the correct pattern has been received.

Considering Figures 2 and 3, the state element (SE) works thus:-

The decode function compares the retimed data received with the value expected for this state. If the value is matched then it indicates that the check was positive (state OK). The state OK condition can only last for one clock period as data is only valid for one clock period. If the value is not matched then an "enabling pulse" (state invalid) of one clock period is made available and can be used to "re-start" any previous state. The decode function operates under two conditions.

a. The previous state is currently OK

5

10

15

20

- b. One of the other states is indicating an invalid state (re-start state). Note that it is only possible for one State OK condition or one re-start condition to occur for any given clock period.
- The final SE state is retimed using a D-type, and is a pulse of width of 1 clock period, starting from the end of the last bit of the pattern to be checked.

The requisite number of state elements (SE) are connected as shown in Figure 3, each having the clock and the data stream connected to the appropriate inputs.

10

The "state OK" and "state invalid" signals are connected to the "restart state" inputs as shown in Figure 1 to initiate the correct sequence of transitions.

CLAIMS

5

- 1. A data stream pattern recognition apparatus for recognising a predetermined pattern of sequential data within a data stream, the apparatus comprising a state machine having at least as many state units connected in series as there are bits in the predetermined pattern, wherein on receipt of a data stream having a series of consecutive bits of the predetermined pattern, the state machine transfers sequentially from state to state on receipt of each bit of the series.
- 2. A data stream pattern recognition apparatus as claimed in Claim 1, wherein when a bit is received within the data stream which bit is not the next valid bit in the predetermined pattern, the state machine transfers to an earlier state which state is determined by a valid sequence of bits including at least the bit which is not the next valid bit and the immediately preceding bit or bits.
- A data stream pattern recognition apparatus substantially as hereinbefore described, with reference to and as illustrated in the accompanying drawings.





Application No:

GB 9519551.7

Claims searched: 1-3

Examiner:

Keith Williams

Date of search:

15 November 1995

Patents Act 1977 Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK CI (Ed.N): G4H

(HRCC, HRCE);

H4L

(PSB);

H4M

(MTA1,MTA2,MTA3,MTB1,MTB2,MTB3)

Int Cl (Ed.6): G06F 7/02; H04J 3/06; H04L 7/027, 7/04, 7/06, 7/08.

Other:

online WPI, INSPEC

Documents considered to be relevant:

Category	Identity of document and relevant passage		Relevant to claims
Α	GB 2241413 A	GEC Plessey Telecoms see Claim 1	
Α	GB 2048617 A	N V Philips - see page 1, line 125, to page 2, line 8.	1,2
A	EP 0269974 A2	I B M - see abstract (equivalent to US 4847877)	1,2
Α	US 5301195	NEC Corp see abstract	1
х	US 4524345	Prime Computer Inc see whole spec.	1
			1

Document indicating lack of novelty or inventive step Document indicating lack of inventive step if combined with one or more other documents of same category.

Document indicating technological background and/or state of the art. Document published on or after the declared priority date but before

Member of the same patent family

the filing date of this invention. Patent document published on or after, but with priority date earlier than, the filing date of this application.